Control Systems and Computers, N6, 2017, Article 2


Upr. sist. maš., 2017, Issue 6 (272), pp. 17-25.

UDC 004.27;004.25;004.382.2  

Alexander V. Palagin – Academician of National Academy of Sciences of Ukraine, E-mail:

Vitaliy P. Boyun  – Doctor of Technical Sciences, E-mail:

Yuriy S. Yakovlev – Doctor of Technical Sciences, E-mail:

V.M. Glushkov Institute of Cybernetics of National Academy of Sciences of Ukraine, Glushkov ave., 40, Kyiv, 03187, Ukraine

Intellectual Memory System with the Partitioned Modules on FPGA and Ring-bus Circuits

The aim. The original block diagram of intellectual memory system with  the partitioned modules on FPGA with PCI-Express interface and the ring-bus circuits is offered, which provides scaling and increasing system productivity in whole by parallelizing and implementing the fragments of algorithm or subroutines of the user problem simultaneously by several or all sections.

The concepts. Thus application of ring-bus circuits as well as application of FPGA, already on its own account in comparison with the traditional approaches of the memory systems construction, increase system productivity at the expense of some technological limitations through placing of ring-bus circuits on a chip, information consolidation in certain quanta of time for ring-bus circuits, etc., and also through hardware realization of the adequate mapping of algorithm of a solved problem on FPGA in parallel to the programme realization of the same algorithm. In addition, FPGA can be used for both information storage and information processing.

Conclusion. Already these factors allow to conclude that, through application of N of the partitioned modules of memory on FPGA containing ring-bus circuits, the productivity of such system increases approximately in N times through paralleling of the user problem. The important factor is also that, besides traditional operations of the information record, storage and deliveries, the means of the information processing are situated here in immediate proximity, endowing memory system with properties of intellectuality, which also affects the productivity of such system and the area of its application.

Keywords: FPGA, ring-bus circuits, partitioned modules on FPGA,  intelligent memory system.

 Download full text!

  1. YAKOVLEV, Yu.S., 2013. “On the choice of graphic accelerators for computer systems”, Sbornik nauchnih trudov DonNTU, Seriya: “Informatika, kibernetika i vichislitelnaya tehnika”, 2 (18), pp. 61–71.
  2. YAKOVLEV, Yu.S., TIKHONOV, B.M., YELISEYEVA, E.V., 2011. “Computer system of the “Processor-in-memory” type with a modified ring bus”, Upr. sist. mas., 3, pp. 51–54, 88. (In Russian).
  3. PALAGІN, O.V., YAKOVLEV, Yu.S., TIKHONOV, B.M., YELISEYEVA, O.V., 2011. Intelligence distribution storage system with ring bus. Inventor: Glushkov Institute of Cybernetics. Appl.: 10.03.2011. Patent of Ukraine no 57629. (In Ukrainian).
  4. MUNOZ, ROBERT J., 2010. Packet data processor in a communications processor architecture. Inventor: Robert J. Munoz. Appl.: 01.02.2013. Patent US20140153575A1 USA.
  5. JHANG, SEONG TAE, JHON, CHU SHIK, KIM, HYUNG HO, 2001. Distributed shared memory multiprocessor system based on a unidirectional ring bus using a snooping scheme. Inventor: Seong Tae Jhang, Chu Shik Jhon, Hyung Ho Kim. Appl.: 26.06.2001. Patent US6253292B1 USA.
  6. CATLIN, GARY M, 1989. Multiple processor accelerator for logic simulation. Inventor: Gary M. Catlin. : 03.10. 1989. Patent US4872125 A USA.
  7. BONELLA, RANDY M., HALBERT, JOHN B., 2003. Multi-tier point-to-point ring memory interface. Inventor: Randy M. Bonella, John B. Halbert. Appl.: 02.12.2003. Patent US6658509 B1 USA.
  8. BOYUN, V.P., 2001. Dynamic information theory. Fundamentals and Applications, Kiev: Institute of Cybernetics NAS Ukraine, 326 p. (In Russian).
  9. PALAGIN, O.V., YAKOVLYEV, Yu.S., BOYUN, V.P., 2017. Intellectual distribution of memory system from sected modules for FPGA. Inventor: Glushkov Institute of Cybernetics. Appl.: 10.10.2017. Patent 119772 Ukraine, 11 p. (In Ukrainian).
  10. YAKOVLEV, Yu.S., 2016. “Application of Interface PCI-Express for Computer Systems with Usage PLIS Construction”, Upr. sist. mas., 5, pp. 37–46. (In Russian).
  11. NESTERENKO, M.V., YERESKO, V.V., YAKOVLEV, Yu.S., 2016. “Application of FPGA to build computing systems and their components”, Mathematical Machines and Systems, 1, pp. 3 – 15. (In Russian).

Received 14.12.2017