Control Systems and Computers, N5, 2016, Article 5
DOI: https://doi.org/10.15407/usim.2016.05.032
Upr. sist. maš., 2016, Issue 5 (265), pp. 37-46.
UDC 004.2; 004.3; 681.5
Yakovlev Yuriy S., Doctor of Technical Sciences, V.M. Glushkov Institute of Cybernetics of National Academy of Sciences of Ukraine, Kyiv, Glushkov ave., 40, Kyiv, 03187, E-mail: yakyurlen@ukr.net
Application of Interface PCI-Express for Computer Systems with Usage PLIS Construction
Introduction. The features of data transfer based on PCI Express and appropriate resources of support in the various computer systems using for these purposes the PLIS are defined. The features of physical implementation PCI Express in the form of units with their parametres, lines supporting various quantity for a simultaneous (parallel) information transfer of type “point-point” to rise the productivity of system are researched.
The purpose. The parameters and advantages of the PCI Express comparing with the other types of interfaces have lighted a wide range of questions: the alternatives of block schemes of the computer systems, using this interface, resources of the interface support, alternatives of units (cards) with implementation PCI Express.
Methods. The possible alternative of the block diagram of such type for the technological system with usage PCI Express and assemblage of the sensors of the data which preparative treatment is fulfilled on assemblage connected by means of the cables PLIS through appropriate adapters is offered. As to an urgency of the given operation it is possible to mark the following. First, PCI Express became the data transfer standard between CPU, system memory and apparatus accelerators (GPU) in tasks High Performance Computing (HPC). Secondly, PCI Express demands can be adapted for devices of any type, providing thus an information transfer high speed – from a mobile phone to a server of level of firm. Thirdly, parameters PCI-Express essentially exceed now parameters of the majority of interfaces of other types. And, the fourth, such interface can be used for other types of the carrying agents built by other physical principles.
Conclusions. The informationcan be useful by developers, who are engaged in designing of systems with PCI Express use, sets data gathering means and set PLIS, the data focused on preliminary processing.
Keywords: PCI Express standard, PLIS, the systems with PCI Express, PCI Express unit cards.
1. PCI Express. Encyclopedia of computer hardware. http://ixbt.com.PCI Express_files /style.css (In Russian).
2. Rumyantsev, YU.A., 2013. Pryamaya peredacha dannykh mezhdu PLIS Virtex-7 po shine PCI Express. OOO NPO “Rosta”, pp. 107–126. http://www. w3c.org/TR/1999/REC-html401-19991224/loose.dtd”>http://odnako.su/css/all-style.min.css?v=21-11-02-07″> (In Russian).
3. Raskladkin, M.K., 2009. “Problemy sinteza masshtabiruyemykh interfeysov dlya programmiruyemykh logicheskikh integral’nykh skhem”. Iskusstvennyy intellekt, 4, pp. 288–296. (In Russian).
4. Kraig, Lund, 2011. PCI Express for the 7 Series FPGAs. WP384 (v1.0) March 9, pp. 1–11.
5. Dugin, Ye., 2015. “Primeneniye mezhplatnykh soyediniteley Samtec QStrip seriy QTH/QSH dlya vysokoskorostnoy peredachi dannykh v sistemakh standarta PCI Express 3-go pokoleniya s propusknoy sposobnost’yu 8 Gb/s”. Komponenty i tekhnologii, 9, pp. 126–130. (In Russian).
6. Samtec Final Inch. http://www.samtec.com/final-inch. aspx
7. nVidiaCorporation.GPUDirect. https://developer.nvidia. com/gpudirect
8. Borzenko, A., 2005. Tekhnologiya PCI Express. BYTE, 1 (77). (In Russian).
9. Tarasov, I., 2011. PLIS Xilinx i tsifrovaya obrabotka signalov. Osobennosti, preimushchestva, perspektivy. Elektronika, 3 (00109), pp. 70–74. (In Russian).
10. Infrastruktura IP-yader “Podderzhka PCI Express”. Scan Engineering Telecom. http://www. Setdsp.ru
11. Shvorin A.B. PCI Express dlya HDL-modelirovaniya. Emulyator PCI Express dlya HDL-modelirovaniya. pdf. (In Russian). 11. IPS im. A.K. Aylamazyana RAN, 2014, pp. 395–400. (In Russian).
12. IP Compiler for PCI Express User Guide. http://www.altera.com/literature/ug/ug_pci_express.pdf
13. David Baker, Jeffrey Weber, 2015. PCI-Express 16x Connector Pin-Out. 1x, 4x, 8x, 16x bus. http://pinouts.ru/Slots/rus_index.shtml(http://en.wikipedia. org/wiki/PCI_Express)
14. Bazovyy modul’ AMBPEX5, 2003 – 2012 ZAO “Instrumental’nyye sistemy”. http://www.insys.ru/ambunits (In Russian).
15. Yelizarov, G.S., Gorbunov, V.S., Titov, A.G., 2013. “Apparatno programmnaya platforma modeliruyushchey geterogennoy VS (MGVS)”. FGUP NII «KVANT», pp. 2–16. (In Russian).
16. 2-portovaya interfeysnaya plata USB 3.0 PCI-Express. http://www.bufalo_technology.com (In Russian).
17. Spartan-6 FPGA Integrated Endpoint Block for PCI Express. Pre-Production User Guide /UG672 (v1.0) Oct. 5, 2010.
18. nVidiaCorporation.GPUDirect. https://developer.nvidia. com/gpudirect
Received 20.09.2016
