## Control Systems and Computers, N3, 2016, Article 6

##### DOI: https://doi.org/10.15407/usim.2016.03.054

*Upr. sist. maš., 2016, Issue 3 (263), pp. 54-60.
*

UDC 621.382

*P.N. Bibilo, Doctor of Eng. sciences, E-mail: bibilo@newman.bas-net.by,
*

*I.P. Loginova, PhD., *

*United Institute of Informatics Problems of the National Academy of Sciences of Belarus, 6 Surganova Ulista., Minsk, 220012, Belarus*

### The Energy-Intensive Testing Sets Selection for Realization of the Increased Power Consumption Mode of the Combinational CMOS Circuits

**Introduction**. One of the problem of decreasing the energy consumption of the logic CMOS circuits is the obtaining estimates for the energy-intensive mode of a circuit. The approximate evaluations of the power consumption can be obtained by simulation of the structural descriptions in VHDL language in logical simulation systems. More accurate estimates for energy consumption can be received by using analog simulation systems. In both kinds of modeling for each pair testing sets applied to the input of the circuit, the result of modeling is the some value of power consumption presenting both the dynamic and static consumption, which occurs when transistor of logic CMOS elements of circuit are switched. The determination of the finite sequence of testing vectors, which provides the mode of the increased power consumption of the combinational CMOS circuit, can be implemented in three ways.

**Methods.** The first method is to carry out logical simulation on a sufficiently large set of randomly generated testing vectors and then to select the some sets, on which the power consumption of circuit will be increased, from the original “big” test sequence. The second method is to form the required “energy-intensive” test sequence by taking into account the certain properties of test vectors without performing the initial modeling and irrespective of the circuit. The third method is based on the formation of a test sequence, which takes into account the structure of the logic circuit, requires an individual approach to each scheme and can only be used in very demanding applications.

The problem of the energy-intensive tests formation for combinational CMOS circuits according to the results of their power consumption modeling on various types of test sequences in the first method is considered: on the randomly generated sets of the testing vectors; on the sets of truth tables; on the set of the ordered pairs of different testing vectors.

**Results. **The experiments shows that the the complete set of ordered test vectors pairs allows to get the most energy-intensive tests, but this approach is applicable to the combinational circuits of small (no more than ten) number of input variables. The selection of energy-intensive test vectors was carried out by a program implementing a “greedy” algorithm.

**Conclusion**. In the second method, the tests which consist of mutually inverse pseudorandom vectors pairs, are generated. The experimental results show that for the considered combinational CMOS circuits, the form of the initial tests influences the received energy-intensive tests. In addition, it is proved that the use of the original pairs of the test vectors, characterized by a large Hamming distance, allows the obtaining high power consumption without an initial modeling and selection of the best test input pairs, as is done in first method.

Download full text! (In Russian).

**Keywords**: CMOS Circuits, Energy-intensive Testing Sets, Power Consumption Mode, Hamming distance of vector.

1.Rabai, ZH.M., Chandrakasan, A., Nikolich, B., 2007. Tsifrovyye integral’nyye skhemy, 2-ye izdaniye. M.: Vil’yams, 912 s. (In Russian).

2. Bibilo, P.N., Solov’yev, A.L., 2014. “Otsenka energopotrebleniya kombinatsionnykh KMOP-skhem na osnove logicheskogo modelirovaniya s uchetom vremennykh zaderzhek elementov”. Upravlausie sistemy i masiny, 6, pp. 34–41. (In Russian).

3. Bibilo, P.N., 2010. Nakhozhdeniye testa dlya rezhima maksimal’nogo energopotrebleniya kombinatsionnoy logicheskoy skhemy. Upravlausie sistemy i masiny, 5, pp. 39–45. (In Russian).

4. Kharari, F., 1973. Teoriya grafov. M.: Mir, 300 p. (In Russian).

5. Zakrevskiy, A.D., 2010. “Minimizatsiya perebora oriyentirovannykh par”. Tanayevskiye chteniya. Doklady Chetvertoy mezhdunarodnoy nauchnoy konferentsii (29 marta 2010 g., Minsk). Minsk: OIPI NAN Belarusi, pp. 58–62. (In Russian).

6. Lokhov, A., 2004. “Funktsional’naya verifikatsiya SBIS v svete resheniy Mentor Graphics”. ELEKTRONIKA: Nauka, Tekhnologiya, Biznes, 1, pp. 58–62. (In Russian).

7. http://www1.cs.columbia.edu/~cs6861/sis/espresso-examples/ex/

8. Bibilo, P.N., Kiriyenko, N.A., 2012. “Otsenka energopotrebleniya logicheskikh KMOP-skhem po ikh pereklyuchatel’noy aktivnosti”. Mikroelektronika, 1, pp. 65–77. (In Russian).

9. Bibilo, P.N., Cheremisinova, L.D., Kardash S.N. et.al., 2013. “Avtomatizatsiya logicheskogo sinteza KMOP skhem s ponizhennym energopotrebleniyem”. Programmnaya inzheneriya, 8, pp. 35–41. (In Russian).

**Received** 10.02.2016