Control Systems and Computers, N4, 2020, Article 1

Control Systems and Computers, 2020, Issue 4 (288), pp. 3-12.

UDK 004.274

Barkalov Oleksandr O., Doctor (Eng.), Institute of Computer Engineering and Electronics, Institute of Informatics and Electronics Zielenogorski University,  Podgorna ave., 50, Zielona Gora, 65-246, POLAND, a.barkalv@imei.uz.zgora.pl,

Titarenko Larisa A., Doctor (Eng.), Professor, Institute of Computer Engineering and Electronics, Institute of Informatics and Electronics Zielenogorski University,  Podgorna ave., 50, Zielona Gora, 65-246, POLAND,

Vizor Yaroslav Ye., PhD (Eng.), V.M. Glushkov Institute of Cybernetics of National Academy of Sciences of Ukraine, Kyiv, 03187, Glushkov ave., 40, Ukraine, E-mail: yaviz@ukr.net,

Matvienko Oleksandr V., Researcher Associate, V.M. Glushkov Institute of Cybernetics of National Academy of Sciences of Ukraine, Kyiv, 03187, Glushkov ave., 40, Ukraine, E-mail: matv@online.ua

Synthesis of circuit of combined automation
with reducing area of nano-PLA

A method is proposed targeting reducing the area of combined automation circuits implemented with nano-PLAs. The method is based on optimal state assignment for Moore automation taking into account the existence of pseudo equivalent states. The proposed method allows reducing the area of nano-PLA required for implementing the circuit, as compared to a trivial two-level circuit. In this case, a part of the circuit implements the functions of Moore FSM. The results of research are given, as well as an example of synthesis.

 Download full text! (On Ukrainian)

Keywords: combined automation, synthesis, nano-PLA, ASIC, state assignment.

  1. Smith, M., 1997. Application Specific Integrated Circuits. Boston: Addison-Wesley, 632 p.
  2. Nababi, Z., 2008. Embedded Core Design with FPGAs. New York: McGraw-Hill,  418 p.
  3. Baranov, S. I., Sklyarov, V. A., 1986. Digital devices on programmable LSI with matrix structure.  M .: Radio and communications, 272 p. (In Russian).
  4. Achasova, S. M. 1987. Algorithms for the synthesis of automata on programmable logic matrices. M.: Soviet Radio, 132 p. (In Russian).
  5. Baranov, S., Levin, L., Keren, O., Karpovsky M., 2009. “Designing fault tolerant FSM by nano-PLA”. In: Proceeding of 15th International On-Line Testing Symposium, Lisbon, pp. 216–220.
  6. Naemi, H., Hon., A. De., 2004. “A Greedy Algorithm for tolerating Crosspoints in Nano PLA design”. In: Proceeding of IEEE International Competence on Field–Programmable Technology, pp. 49–56.
  7. DeMicheli, G., 1994. Synthesis and Optimization of Digital Circuits. New York: McGraw-Hill, 1994. 634 pp.
  8. Baranov, S., 1994. Logic Synthesis for Control Automata. Dordrecht: Kluwer Academic Publishers, 312 p.
  9. Soloviev, V.V., 2001. Designing digital circuits based on programmable logic integrated circuits. M.: Hot line – TELECOM, 636 p. (In Russian).
  10. Barkalov, A.A.,  Titarenko, L.A. Vizor, Y.E. Matvienko, A.V., Gorina V.V., 2016. “Synthesis of Combined Finite State Machine with FPGAs”. Upravlsusie sistemy i masiny, 3, pp. 16-22. (In Russian).
  11. Sklyarov, V., Skliarova, I., Barkalov, A., Titarenko, L., 2014. Synthesis and Optimization of FPGA-based Systems. Berlin: Springer, 432 p.
  12. Barkalov, A., Titarenko, L., 2009. Logic Synthesis for FSM–based Control Units. Berlin: Springer, 233 p.
  13. Barkalov, A., Titarenko, L.,Kolopenczyk, M., Mielcarek, K., Bazydlo, G., 2016. Logic Synthesis for FPGA–based Finite State Machines. Berlin: Springer, 280 p.
  14. Barkalov, A.A., Titarenko, L.A., Vizor, Y.E., Matvienko A.V., 2015. “Synthesis of a combined finite state machine in the FPGA basis”. Computer tools, networks and systems. K.: Institute of Cybernetics. V.M.Glushkova NAS of Ukraine, Kyiv, 14, pp. 32-39. (In Russian).
  15. Barkalov, A.A., Titarenko, L.A., Vizor, Y.E., Matvienko A.V., 2015. “Implementing circuit of combined finite state machine with FPGAs – Problems of informatization and management”. Collection of scientific works. National Aviation University. Kyiv, 3 (51), pp. 5-13. (In Russian).
  16. Kubica, M., Kania, D., 2009. “Technology mapping oriented to adaptive logic modules”. Bulletin of Polish Academy of Sciences, 67 (5), pp. 947 – 956.
  17. Yang, S., 1991. Logic Synthesis and optimization benchmarks user guide. Microelectronics Center of North Carolina, 43 pp.

Received 28.05.2020