Control Systems and Computers

https://doi.org/10.15407/csc.2024.01.003

Control Systems and Computers, 2024, Issue 1 (305), pp. 3-17

UDC 519.7

B.Ye. RYTSAR, Doctor of Technical Sciences, Professor, L’viv Polytechnic National University, 12 Bandera Str., L’viv, 79013, Ukraine, ORCID: https://orcid.org/0000-0002-2929-2954, bohdanrytsar@gmail.com

A SIMPLE STUCK-AT-FAULTS DETECTION METHOD IN DIGITAL COMBINATIONAL CIRCUITS. II

This article proposes the improved method for detecting (diagnosing) stuck-at-faults (0/1) in PIPO-type digital combinational circuits described by a system of logical functions. Compared to already known methods and algorithms, the presented approach is characterized by a simpler implementation of the search for vectors of the test codes for detection of such malfunctions at arbitrary points of a logic circuit with many outputs due to the usage of several simple numerical set-theoretic operations and procedures. The given examples prove the advantages of the proposed method.

 Download full text! (On English)

Keywords: digital PIPO-type combinational circuits, stuck-at-faults detection, vectors of the test codes, numerical set-theoretic approach, operations and procedures.

1. Rytsar, B.Ye. (2023). “A Simple Stuck-at-faults Detection Method in Digital Combinational Circuits”. Control Systems and Computers, no 1 (301), pp. 5−17. https://doi.org/10.15407/csc.2023.01.005
2. Rytsar, B.Ye. (2004). Teoretyko-mnozhynni optymizatsiyni metody lohikovoho syntezu kombinatsiynykh merezh: dys. doktora tekhn.nauk. Lviv, 348 p.
3. Parag, K. Lala. (2009). An Introduction to Logic Circuit Testing. Morgan & Claypool. 111 p.
4. Kohavi, Z., Jha, N. (2010). “Switching and Finite Automata Theory”. Cambridge University Press, pp. 206−250.
   https://doi.org/10.1017/CBO9780511816239
5. Fujiwara, H. (1986). Logic testing and design for testability. in Comp. Syst. Series. Cambridge, MA: Mass. Inst. Tech.
   https://doi.org/10.7551/mitpress/4317.001.0001
6. Sasao, T. (1997). “Easily testable realizations for generalized Reed-Muller expressions”. IEEE Trans. On Computers, vol. 46, no. 6, pp. 709−716.
   https://doi.org/10.1109/12.600830
7. Sasao, T. (1999). “Switching Theory for Logic Synthesys”. Kluwer Academic Publishers, pp. 303−310.
   https://doi.org/10.1007/978-1-4615-5139-3
8. Priyadarshini, K.M., Agarwal, V., Ravindran, R.E., Romitha, K.M., Kanchan, P., Harshita, K. (2020). “Logical Fault Modelling Algorithm for Stuck-at-fault”. International Journal of Recent Techn. Eng., 8 (5), pp. 4302−4306.
   https://doi.org/10.35940/ijrte.E4955.018520
9. Faraj, K. (2011). “Design Error Detection and Correction System based on Reed Muller Matrix for Memory Protection”. International Journal of Computer Applications, 34 (8), pp. 42-48.
10. Reed, I.S. (1973). “Boolean Difference Calculus and Fault Finding”. SIAM J. Appl. Math., 24 (1), pp. 134−141.
    https://doi.org/10.1137/0124014
11. Samangadkar, S.S., Dudam, S.S., Sinha, A.K. (2015). “Fault Diagnosis in Combinational Logic Circuits: A Survey”. International Journal for Scientific Research and Development, 3 (2), pp. 2051−2054.
12. Zakrevskiy, A.D., Pottosin, Yu.V., Cheremisinova, L.D. (2007). Logicheskiye osnovy proyektirovaniya diskretnykh ustroystv. M.: Fizmatlit., 592 p.
13. Karkouri, Y, Aboulhamid, M. Multiple Stuck-at Fault in Logic Circuits. URL: http://www.iro.umontreal.ca/~aboulham/pdfs_sources/KCCVLSI.pdf.
14. Kajihara, S., Pomeranz, I., Kinoshita, K., Reddy, M. (1993). “Cost-Effective Generation of Minimal Test Sets for Stuck-at Faults in Combinational Logic Circuits”. 30th ACWIEEE Design Automation Conference, pp. 102−106.
    https://doi.org/10.1145/157485.164617
15. Liu, Y., Xu, Q. (2012). On modeling faults in FinFET logic circuits. In 2012 IEEE International Test Conference. Paper 11.3. pp. 1-9. shILAotDjLlJRNNc.pdf.
    https://doi.org/10.1109/TEST.2012.6401565
16. Nurcahyo, S. (2007). “General Algorithm for Testing the Combinational Logic Gates inside Digital Integrated Circuits”. Int. Journal Eng. Research and App., 7 (7). (Part − 5), pp. 1−5.
17. Jameil, A.K. (2015). “A new single stuck fault detection algorithm for digital circuits”. International Journal of Eng. Res. Gen. Sci, 3(1), pp. 1050−1056.
18. Malihi, L., Malihi, R. (2020). “Single stuck-at-faults detection using test generation vector and deep stacked-sparse-autoencoder”. SN Applied Sciences, 2(10), 1715. https://doi.org/10.1007/s42452-020-03460-0
19. Zhang, Z., Zhao, J. (2017). “A deep belief network based fault diagnosis model for complex chemical processes”. Computers & chemical engineering, 107, pp. 395−407.
    https://doi.org/10.1016/j.compchemeng.2017.02.041
20. Astola, J.T., Stankovic, R.S. (2006). Fundamentals of Switching Theory and Logic Design. A Hands on Approach. Springer, 342 p.

Received 29.11.2023